

# ALU & Comparator Design

Ch-9.3 to 9.7 (Morris Mano)

Courtesy To:

*Lec Tasnim Ullah Shakib, MIST*

# Table of Contents

**3** Introduction and ALU Schematic

**10** Design of Arithmetic Circuit

**23** Design of Logic Circuit ALU


**36** Design with Equations


**37** Generating basic logic operations

**39** Status Registers

**40** Comparator Design


- Most CPU operations are performed by ALU.
- Control unit tells ALU which operation to perform.
- The result of the ALU operation is then stored into a register.
- ALU is the processor's core component.
- To ensure a faster operation in the hardware, ALU only uses combinational logic gates for execution.







Inefficient Design: Design each of the arithmetic circuit and logic circuit separately


Use multiplexer and selection pins to connect them into a single output





Instead, we design the ALU using Parallel Adder

















# Design of Arithmetic Unit

1 bit   N bits   N bits

	S1	S0	C in	X	Y	F
			0	A	0	A, Transfer A
			1	A	0	A+1, Increment A
			0	A	B	A+B, Addition
			1	A	B	A+B+1, Addition with Carry
			0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
			1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B

1s complement of B = B'

2s complement of B = B'+1

Subtraction stands for A-B

A-B stands for A+B'+1

A+B'+1 = A-B

Thus, A+B' = A-B-1 = Sub w Borrow

# Design of Arithmetic Unit

1 bit N bits N bits

	S1	S0	C in	X	Y	F
			0	A	0	A, Transfer A
			1	A	0	A+1, Increment A
			0	A	B	A+B, Addition
			1	A	B	A+B+1, Addition with Carry
			0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
			1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
			0	A	all 1	A-1, Decrement A
			1	A	all 1	A, Transfer with carry

all 1 =  $2^n - 1$   
 $A + \text{all 1} + 0 = A + (2^n - 1)$   
 $= (A-1) + 2^n$   
 A-1 causes the decrement  
 While,  $2^n$  causes the carry out

all 1 =  $2^n - 1$   
 $A + \text{all 1} + 1 = A + (2^n - 1) + 1$   
 $= (A-1) + 2^n - 1$   
 $= A + 2^n$   
 A is the transfer operation  
 While,  $2^n$  causes the carry out

# Design of Arithmetic Unit

1 bit   N bits   N bits

	S1	S0	C in	X	Y	F
	0	0	0	A	0	A, Transfer A
	0	0	1	A	0	A+1, Increment A
			0	A	B	A+B, Addition
			1	A	B	A+B+1, Addition with Carry
			0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
			1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
			0	A	all 1	A-1, Decrement A
			1	A	all 1	A, Transfer with carry

# Design of Arithmetic Unit

1 bit   N bits   N bits

	S1	S0	C in	X	Y	F
	0	0	0	A	0	A, Transfer A
	0	0	1	A	0	A+1, Increment A
	0	1	0	A	B	A+B, Addition
	0	1	1	A	B	A+B+1, Addition with Carry
			0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
			1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
			0	A	all 1	A-1, Decrement A
			1	A	all 1	A, Transfer with carry

# Design of Arithmetic Unit

1 bit   N bits   N bits

	S1	S0	C in	X	Y	F
	0	0	0	A	0	A, Transfer A
	0	0	1	A	0	A+1, Increment A
	0	1	0	A	B	A+B, Addition
	0	1	1	A	B	A+B+1, Addition with Carry
	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
			0	A	all 1	A-1, Decrement A
			1	A	all 1	A, Transfer with carry


# Design of Arithmetic Unit

1 bit   N bits   N bits

	S1	S0	C in	X	Y	F
	0	0	0	A	0	A, Transfer A
	0	0	1	A	0	A+1, Increment A
	0	1	0	A	B	A+B, Addition
	0	1	1	A	B	A+B+1, Addition with Carry
	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
	1	1	0	A	all 1	A-1, Decrement A
	1	1	1	A	all 1	A, Transfer with carry

# Design of Arithmetic Unit

	1 bit	N bits	N bits			
	S1	S0	C in	X	Y	F
	0	0	0	A	0	A, Transfer A
	0	0	1	A	0	A+1, Increment A
	0	1	0	A	B	A+B, Addition
	0	1	1	A	B	A+B+1, Addition with Carry
	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
	1	1	0	A	all 1	A-1, Decrement A
	1	1	1	A	all 1	A, Transfer with carry



The equations would then be,  
**X=A**

Y=0 when S1S0=00  
 B when S1S0=01  
 B' when S1S0=10  
 1 when S1S0=11

Thus,

$$\begin{aligned}
 Y &= 0S1'S0' + BS1'S0 + B'S1S0' + 1S1S0 \\
 &= BS1'S0 + B'S1S0' + S1S0 \\
 &= BS1'S0 + B'S1S0' + (B+B')S1S0 \\
 &= BS1'S0 + B'S1S0' + BS1S0 + B'S1S0 \\
 &= BS0(S1'+S1) + B'S1(S0'+S0) \\
 &= BS0 + B'S1
 \end{aligned}$$

We did not consider S2 selection pin in these equations as we only designed the arithmetic unit so far.

# Design of Arithmetic Unit





Figure 9-8 Logic diagram of arithmetic circuit

# Design of Logical Unit



This is an inefficient design.

A more efficient ALU can be obtained if we investigate the possibility of generating logic operations in an already available arithmetic circuit.

# Design of Logical Unit

1 bit   N bits   N bits

	S2	S1	S0	C in	X	Y	F
Arithmetic when S2=0	0	0	0	0	A	0	A, Transfer A
	0	0	0	1	A	0	A+1, Increment A
	0	0	1	0	A	B	A+B, Addition
	0	0	1	1	A	B	A+B+1, Addition with Carry
	0	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	0	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
	0	1	1	0	A	all 1	A-1, Decrement A
	0	1	1	1	A	all 1	A, Transfer with carry
Logical when S2=1	1			X			
	1			X			
	1			X			
	1			X			

We introduce S2 for arithmetic and logical operations.

During logical operations, we would want to inhibit the carry in, Cin into the adder circuit. As, a carry would effect the result of the logical operation.

**Now that we are inhibiting the Cin, So, Cin is DON'T CARE (X). Hence, we cannot have 8 logical operations, but 4 logical operations instead.**

# Design of Logical Unit

1 bit N bits N bits

	S2	S1	S0	C in	X	Y	F
Arithmetic when S2=0	0	0	0	0	A	0	A, Transfer A
	0	0	0	1	A	0	A+1, Increment A
	0	0	1	0	A	B	A+B, Addition
	0	0	1	1	A	B	A+B+1, Addition with Carry
	0	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	0	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
	0	1	1	0	A	all 1	A-1, Decrement A
Logical when S2=1	0	1	1	1	A	all 1	A, Transfer with carry
	1	0	0	X	A	0	
	1			X			
	1			X			
	1			X			

Recall that,

$X=A$

$Y=BS_0 + B'S_1$

# Design of Logical Unit

1 bit   N bits   N bits

	S2	S1	S0	C in	X	Y	F
Arithmetic when S2=0	0	0	0	0	A	0	A, Transfer A
	0	0	0	1	A	0	A+1, Increment A
	0	0	1	0	A	B	A+B, Addition
	0	0	1	1	A	B	A+B+1, Addition with Carry
	0	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	0	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
	0	1	1	0	A	all 1	A-1, Decrement A
Logical when S2=1	0	1	1	1	A	all 1	A, Transfer with carry
	1	0	0	X	A	0	
	1	0	1	X	A	B	
	1			X			
	1			X			

Recall that,

$X=A$

$Y=BS_0 + B'S_1$

# Design of Logical Unit

1 bit   N bits   N bits

	S2	S1	S0	C in	X	Y	F
Arithmetic when S2=0	0	0	0	0	A	0	A, Transfer A
	0	0	0	1	A	0	A+1, Increment A
	0	0	1	0	A	B	A+B, Addition
	0	0	1	1	A	B	A+B+1, Addition with Carry
	0	1	0	0	A	B'	A+B', 1s complement Subtraction,
	0	1	0	1	A	B'	Subtraction with borrow, A-B-1
	0	1	1	0	A	all 1	A+B'+1, 2s complement Subtraction, Subtraction, A-B
	0	1	1	1	A	all 1	A-1, Decrement A
Logical when S2=1	1	0	0	X	A	0	A, Transfer with carry
	1	0	1	X	A	B	
	1	1	0	X	A	B'	
	1			X			

Recall that,  
 $X=A$   
 $Y=BS_0 + B'S_1$

# Design of Logical Unit

1 bit   N bits   N bits

	S2	S1	S0	C in	X	Y	F
Arithmetic when S2=0	0	0	0	0	A	0	A, Transfer A
	0	0	0	1	A	0	A+1, Increment A
	0	0	1	0	A	B	A+B, Addition
	0	0	1	1	A	B	A+B+1, Addition with Carry
	0	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	0	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
Logical when S2=1	0	1	1	0	A	all 1	A-1, Decrement A
	0	1	1	1	A	all 1	A, Transfer with carry
	1	0	0	X	A	0	
	1	0	1	X	A	B	
	1	1	0	X	A	B'	
	1	1	1	X	A	all 1	

Recall that,  
 $X=A$   
 $Y=BS_0 + B'S_1$

# Design of Logical Unit

1 bit N bits N bits

<b>S2</b>	<b>S1</b>	<b>S0</b>	<b>C in</b>	<b>X</b>	<b>Y</b>	<b>F</b>
0	0	0	0	A	0	A, Transfer A
0	0	0	1	A	0	A+1, Increment A
0	0	1	0	A	B	A+B, Addition
0	0	1	1	A	B	A+B+1, Addition with Carry
0	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
0	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
0	1	1	0	A	all 1	A-1, Decrement A
0	1	1	1	A	all 1	A, Transfer with carry
1	0	0	X	A	0	
1	0	1	X	A	B	
1	1	0	X	A	B'	
1	1	1	X	A	all 1	


Arithmetic when S2=0

Logical when S2=1

For arithmetic operations (**S2=0**),  
**Z = Cin.**

And for logical operations (**S2=1**),  
whatever be the value of input carry,  
**Z=0.**

Thus, **Z = S2'.Cin + S2.0**  
**Z = S2'.Cin**



# Design of Logical Unit


1 bit   N bits   N bits

	S2	S1	S0	C in	X	Y	F
Arithmetic when S2=0	0	0	0	0	A	0	A, Transfer A
	0	0	0	1	A	0	A+1, Increment A
	0	0	1	0	A	B	A+B, Addition
	0	0	1	1	A	B	A+B+1, Addition with Carry
	0	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	0	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
	0	1	1	0	A	all 1	A-1, Decrement A
	0	1	1	1	A	all 1	A, Transfer with carry
Logical when S2=1	1	0	0	X	A	0	
	1	0	1	X	A	B	
	1	1	0	X	A	B'	
	1	1	1	X	A	all 1	

$$X=A$$

$$Y=BS_0 + B'S_1$$

$$Z = S_2'.C_{in}$$



Full Adder Output Sum Equation,

$$F = X \oplus Y \oplus Z$$

$$= X \oplus Y \oplus 0 \text{ [Z=0 when S2=0]}$$

$$= X \oplus Y$$

# Design of Logical Unit

1 bit   N bits   N bits

S2	S1	S0	C in	X	Y	F
0	0	0	0	A	0	A, Transfer A
0	0	0	1	A	0	A+1, Increment A
0	0	1	0	A	B	A+B, Addition
0	0	1	1	A	B	A+B+1, Addition with Carry
0	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
0	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
0	1	1	0	A	all 1	A-1, Decrement A
0	1	1	1	A	all 1	A, Transfer with carry
1	0	0	X	A	0	A
1	0	1	X	A	B	A XOR B
1	1	0	X	A	B'	A XNOR B
1	1	1	X	A	all 1	NOT A


Arithmetic when S2=0

Logical when S2=1

$$X=A$$

$$Y=BS_0 + B'S_1$$

$$Z = S_2'.C_{in}$$



$$F = X \oplus Y = A \oplus 0 = A$$

$$F = X \oplus Y = A \oplus B$$

$$F = X \oplus Y = A \oplus B' = AB + A'B' =$$

$$A \odot B \quad F = X \oplus Y = A \oplus 1 = A.0 + A'.1 = A'$$

# Design of Logical Unit

				1 bit	N bits	N bits	
	S2	S1	S0	C in	X	Y	F
Arithmetic when S2=0	0	0	0	0	A	0	A, Transfer A
	0	0	0	1	A	0	A+1, Increment A
	0	0	1	0	A	B	A+B, Addition
	0	0	1	1	A	B	A+B+1, Addition with Carry
	0	1	0	0	A	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	0	1	0	1	A	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
	0	1	1	0	A	all 1	A-1, Decrement A
	0	1	1	1	A	all 1	A, Transfer with carry
Logical when S2=1	1	0	0	X	A	0	<b>A BUT I WANT A OR B</b>
	1	0	1	X	A	B	A XOR B
	1	1	0	X	A	B'	A XNOR B <b>BUT I WANT A AND B</b>
	1	1	1	X	A	all 1	NOT A

# Design of Logical Unit

	S2	S1	S0	C in	X	Y	F
Arithmetic when S2=0	0	0	0	0	A+K	0	A, Transfer A
	0	0	0	1	A+K	0	A+1, Increment A
	0	0	1	0	A+K	B	A+B, Addition
	0	0	1	1	A+K	B	A+B+1, Addition with Carry
	0	1	0	0	A+K	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	0	1	0	1	A+K	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
	0	1	1	0	A+K	all 1	A-1, Decrement A
	0	1	1	1	A+K	all 1	A, Transfer with carry
Logical when S2=1	1	0	0	X	A+K	0	A <b>BUT I WANT A OR B</b>
	1	0	1	X	A+K	B	A XOR B
	1	1	0	X	A+K	B'	A XNOR B <b>BUT I WANT A AND B</b>
	1	1	1	X	A+K	all 1	NOT A

We would try to place such values in K, so that,  

$$F = X \oplus Y \oplus Z$$

$$= (A+K) \oplus Y \oplus Z$$
gives us the desired result for some operations, while the result of other operations remains unchanged.

# Design of Logical Unit

1 bit    N bits    N bits

S2	S1	S0	C in	X	Y	F
0	0	0	0	A+ <u>0</u>	0	A, Transfer A
0	0	0	1	A+ <u>0</u>	0	A+1, Increment A
0	0	1	0	A+ <u>0</u>	B	A+B, Addition
0	0	1	1	A+ <u>0</u>	B	A+B+1, Addition with Carry
0	1	0	0	A+ <u>0</u>	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
0	1	0	1	A+ <u>0</u>	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
0	1	1	0	A+ <u>0</u>	all 1	A-1, Decrement A
0	1	1	1	A+ <u>0</u>	all 1	A, Transfer with carry
1	0	0	X	A+ <u>B</u>	0	<b>A OR B</b>
1	0	1	X	A+ <u>0</u>	B	A XOR B
1	1	0	X	A+ <u>B'</u>	B'	<b>A AND B</b>
1	1	1	X	A+ <u>0</u>	all 1	NOT A

Arithmetic when S2=0

Logical when S2=1

$F = X \oplus Y \oplus Z$   
 $= (A+0) \oplus Y \oplus C \text{ in}$   
 $= A \oplus Y \oplus C \text{ in}$   
 Thus we **OR 0 with A** so that the result remains unchanged.

$F = X \oplus Y = (A+B) \oplus 0 = A+B = \mathbf{A \text{ OR } B}$

$F = X \oplus Y = (A+0) \oplus B = A \oplus B$

$F = X \oplus Y = (A+B') \oplus B'$   
 $= AB + B'B + ABB' = AB = \mathbf{A \text{ AND } B}$

$F = X \oplus Y = (A+0) \oplus 1$   
 $= A \oplus 1 = A.0 + A'.1 = \mathbf{A'}$

# Design of Logical Unit

1 bit    N bits    N bits

	S2	S1	S0	C in	X	Y	F
Arithmetic when S2=0	0	0	0	0	A+ <u>0</u>	0	A, Transfer A
	0	0	0	1	A+ <u>0</u>	0	A+1, Increment A
	0	0	1	0	A+ <u>0</u>	B	A+B, Addition
	0	0	1	1	A+ <u>0</u>	B	A+B+1, Addition with Carry
	0	1	0	0	A+ <u>0</u>	B'	A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	0	1	0	1	A+ <u>0</u>	B'	A+B'+1, 2s complement Subtraction, Subtraction, A-B
	0	1	1	0	A+ <u>0</u>	all 1	A-1, Decrement A
	0	1	1	1	A+ <u>0</u>	all 1	A, Transfer with carry
Logical when S2=1	1	0	0	X	A+ <u>B</u>	0	<b>A OR B</b>
	1	0	1	X	A+ <u>0</u>	B	A XOR B
	1	1	0	X	A+ <u>B'</u>	B'	<b>A AND B</b>
	1	1	1	X	A+ <u>0</u>	all 1	NOT A

So, K=B when S2S1S0=100  
and B' when S2S1S0=110

Thus, modifying the previous equation of X,

$$X = A + S2S1'S0'B + S2S1S0'B'$$

# Final ALU Design

		1 bit	N bits	N bits				
		S2	S1	S0	C in	X	Y	F
Arithmetic when S2=0	0	0	0	0	A+ <u>0</u>	0		A, Transfer A
	0	0	0	1	A+ <u>0</u>	0		A+1, Increment A
	0	0	1	0	A+ <u>0</u>	B		A+B, Addition
	0	0	1	1	A+ <u>0</u>	B		A+B+1, Addition with Carry
	0	1	0	0	A+ <u>0</u>	B'		A+B', 1s complement Subtraction, Subtraction with borrow, A-B-1
	0	1	0	1	A+ <u>0</u>	B'		A+B'+1, 2s complement Subtraction, Subtraction, A-B
	0	1	1	0	A+ <u>0</u>	all 1		A-1, Decrement A
	0	1	1	1	A+ <u>0</u>	all 1		A, Transfer with carry
Logical when S2=1	1	0	0	X	A+ <u>B</u>	0		<b>A OR B</b>
	1	0	1	X	A+ <u>0</u>	B		A XOR B
	1	1	0	X	A+ <u>B'</u>	B'		<b>A AND B</b>
	1	1	1	X	A+ <u>0</u>	all 1		NOT A

Function Table of ALU

$$X = A + S_2S_1'S_0'B + S_2S_1S_0'B'$$

$$Y = BS_0 + B'S_1$$

$$Z = S_2'.C_{in}$$

Equations




Figure 9-13 Logic diagram of arithmetic logic unit (ALU) (For 2 bits)

# Generating all possible basic logical operations

Or-ing K with A,  $F = X \oplus Y \oplus Z$   
 $= (A+K) \oplus Y \oplus 0$   
 $= (A+K) \oplus Y$

16 combinations of 0, B, B', 1  
 gives us different logical operation results

$$\begin{aligned}
 F &= (A+K) \oplus Y \\
 &= (A+B') \oplus B \\
 &= A'B + AB' + B' \\
 &= A'B + (A+1)B' \\
 &= A'B + (A'+1)B' \\
 &= A'B + A'B' + B' \\
 &= A'(B+B') + B' \\
 &= A' + B' \\
 &= (A.B)' \\
 &= \mathbf{A \text{ NAND } B}
 \end{aligned}$$

	K	Y	F = (A+K) ⊕ Y
A	0	0	A
	0	B	A XOR B
	0	B'	A XNOR B
	0	1	NOT A
	1	0	All 1
	1	B	NOT B
	1	B'	B
	1	1	All 0
	B	0	A OR B
	B	B	
	B	B'	
	B	1	A NOR B
	B'	0	
	B'	B	A NAND B
	B'	B'	A AND B
	B'	1	

# Generating all possible basic logical operations

Similarly


$$\begin{aligned} \text{Or-ing K with B, } F &= X \oplus Y \oplus Z \\ &= X \oplus (B+K) \oplus 0 \\ &= X \oplus (B+K) \end{aligned}$$

16 combinations of 0, A, A', 1 gives us different logical operation results

$$\begin{aligned} F &= X \oplus (B+K) \\ &= A \oplus (B+A') \\ &= A'B + A' + AB' \\ &= A'(B+1) + AB' \\ &= A'(B'+1) + AB' \\ &= A'B' + A' + AB' \\ &= B'(A'+A') + A' \\ &= B' + A' \\ &= (B.A)' \\ &= \mathbf{B \text{ NAND } A} \end{aligned}$$

	K	X	F = X ⊕ (B+K)
B	0	0	B
	0	A	B XOR A
	0	A'	B XNOR A
	0	1	NOT B
	1	0	All 1
	1	A	NOT A
	1	A'	A
	1	1	All 0
	A	0	B OR A
	A	A	
	A	A'	
	A	1	B NOR A
	A'	0	
	A'	A	B NAND A
	A'	A'	B AND A
	A'	1	

# Status or Flag Registers



- Carry can be detected when the  $C_{out}$  is 1.
- Sign is 1 when MSB is 1 in signed ALU operation.
- Overflow occurs when the carry-out of the 2 MSB are different.
- Zero Flag is set when all the bits of the result are 0. i.e.  
 $Z = F_1'F_2' \dots F_7'F_8'$   
 $Z = (F_1 + F_2 + \dots + F_7 + F_8)'$

# Interpreting Flag Registers & Comparator Design

Status bits after the subtraction of unsigned numbers ( $A - B$ )

Relation	Condition of Status Bits	Boolean Function
$A = B$	$Z=1$	$Z$
$A \neq B$	$Z=0$	$Z'$
$A \geq B$	$C=1$	$C$
$A < B$	$C=0$	$C'$
$A > B$	$C=1$ and $Z=0$	$CZ'$
$A \leq B$	$C=0$ or $Z=1$	$C'+Z$

Opposite


Opposite

Opposite

In case of unsigned operation, we are not concerned with the sign flag and overflow flag.

There is no signed overflow in unsigned operation.

# Interpreting Flag Registers & Comparator Design



Design of a comparator using ALU status registers, when an "unsigned" number subtraction  $A-B$  is performed.

# Interpreting Flag Registers & Comparator Design


Status bits after the subtraction of sign-2's complement numbers ( $A - B$ )

	Relation	Condition of Status Bits	Boolean Function
Opposite	$A = B$	$Z=1$	$Z$
	$A \neq B$	$Z=0$	$Z'$
Opposite	$A \geq B$	$(S=0 \text{ and } V=0) \text{ or } (S=1 \text{ and } V=1)$	$S'V' + SV = S \odot V$
	$A < B$	$(S=1 \text{ and } V=0) \text{ or } (S=0 \text{ and } V=1)$	$SV' + S'V = S \oplus V$
Opposite	$A > B$	$Z=0 \text{ and } ((S=0 \text{ and } V=0) \text{ or } (S=1 \text{ and } V=1))$	$Z'(S \odot V)$
	$A \leq B$	$Z=1 \text{ or } ((S=1 \text{ and } V=0) \text{ or } (S=0 \text{ and } V=1))$	$Z' + (S \oplus V)$

In case of signed operation, we are not concerned with the carry flag, as a carry out cannot tell anything about the signed result of an operation.

Recall that, signed subtraction can eventually be converted to signed addition.

# Interpreting Flag Registers & Comparator Design





***Thank You***